EP 0 809 180 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3: 07.01.1999 Bulletin 1999/01

(51) Int. Cl.⁶: **G06F 9/30**, G06F 9/40, G06F 9/312

(11)

(43) Date of publication A2: 26.11.1997 Bulletin 1997/48

(21) Application number: 97108346.4

(22) Date of filing: 22.05.1997

(84) Designated Contracting States: DE FR GB IT

(30) Priority: 22.05.1996 JP 127541/96 08.05.1997 JP 135923/97

(71) Applicant: SEIKO EPSON CORPORATION Shinjuku-ku, Tokyo (JP)


(72) Inventors:

 Kudo, Makoto Suwa-shi, Nagano-ken (JP)

- Kubota, Satoshi
 Suwa-shi, Nagano-ken (JP)
- Miyayama, Yoshiyuki
 Suwa-shi, Nagano-ken (JP)
- Sato, Hisao
 Suwa-shi, Nagano-ken (JP)
- (74) Representative:
 Hoffmann, Eckart, Dipl.-Ing.
 Patentanwalt,
 Bahnhofstrasse 103
 82166 Gräfelfing (DE)


(54) Data processing circuit, microcomputer, and electronic equipment

The data processing circuit of this invention enables efficient description and execution of processes that act upon the stack pointer, using short instructions. It also enables efficient description of processes that save and restore the contents of registers, increasing the speed of processing of interrupts and subroutine calls and returns. A CPU that uses this data processing circuit comprises a dedicated stack painter register SP and uses an instruction decoder to decode a group of dedicated stack pointer instructions that specify the SP as an implicit operand. This group of dedicated stack pointer instructions are implemented in hardware by using general-purpose registers, the PC, the SP, an address adder, an ALU, a PC incrementer, internal buses, internal signal lines, and external buses. This group of dedicated stack pointer instructions comprises SP-relative load instructions, stack pointer move instructions, a call instruction, a ret instruction, a sequential push instruction, and a sequential popinstruction.



EP 0 809 180 A3

FIG. 1B



57 Jan 1780 198

Dual 1 1 1



EUROPEAN SEARCH REPORT

Application Number EP 97 10 8346

Category	Citation of document with i	ndication, where appropriate,	Relevant	CLASSIFICATION OF THE
Category	of relevant pass	sages	to claim	APPLICATION (Int.Cl.6)
X Y	US 5 421 029 A (YOS 30 May 1995 * column 11, line 2	HIDA TOYOHIKO) 29 - column 12, line 33	1-4,11, 12,15-17 5,7	G06F9/30 G06F9/40 G06F9/312
A	· ·	0 - column 31, line 35	9,10	
Υ	J. F. WAKERLY: "Mi Architecture and Pr 1981 , JOHN WILEY & US XP002084210	cro-computer rogramming" SONS, INC. , NEW YORK,	5	
A	* page 433 - page 4 * page 450 - page 4		6	
Y	* page 2, line 31 - * page 4, line 10 - * page 8, line 17 -	(SE)) 21 March 1996 page 3, column 14 * page 5, line 13 *	7	TECHNICAL FIELDS
X	25 November 1980	STINGS THOMAS N ET AL) 66 - column 18, line 44	1,11	SEARCHED (Int.Cl.6)
A	FR 2 637 708 A (NIP 13 April 1990 * the whole documen		8,9	
Α	STALLINGS W: "REDUCED INSTRUCTION SET COMPUTER ARCHITECTURE" PROCEEDINGS OF THE IEEE, vol. 76, no. 1, January 1988, pages 38-55, XP000027671 * page 42, left-hand column *		13,14	
	The present search report has	been drawn up for all claims		
Place of search Date of completion of the search			1	Examiner
	THE HAGUE	12 November 1998	, Das	kalakis, T
CATEGORY OF CITED DOCUMENTS X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure P: intermediate document CATEGORY OF CITED DOCUMENTS T: theory or principle E: earlier patent document date in document date in L: document cited in Comment of the same category S: member of the same document document document document document document document document			cument, but publi e in the application or other reasons	shed on, or